UNITED STATES PATENT APPLICATION FOR PSoC ARCHITECTURE (MIXED ANALOG/DIGITAL)

Inventors:

Warren Snyder

and

Monte Mar

prepared by:

WAGNER, MURABITO & HAO LLP

Two North Market Street

Third Floor

San Jose, California 95113

(408) 938-9060

PSoC ARCHITECTURE (MIXED ANALOG/DIGITAL)

BACKGROUND OF THE INVENTION

FIELD OF THE INVENTION

The present invention relates to the field of microcontrollers. More particularly, the present invention relates to the integration of programmable analog circuits and programmable digital circuits on a single semiconductor chip.

RELATED U.S. APPLICATION

This application claims priority to the copending provisional United States patent application, Serial Number 60/243,798, Attorney Docket Number CYPR-CD00167, entitled "Advanced Programmable Microcontroller Device," with filing date October 26, 2000, and assigned to the assignee of the present application.

15

2.)

5

10

RELATED ART

Microcontrollers may have embedded processors, memories and special function analog and digital circuits. Typical analog circuits found in prior art microcontrollers include Continuous Time (CT) amplifiers having preset functions with given functional parameters. For instance, a CT analog amplifier might be configured as a fixed function circuit, such as a voltage amplifier, in which certain parameters, such as gain or bandwidth might be altered by programming.

Switched Capacitor (SC) analog circuits are also frequently incorporated into microcontroller designs. SC analog circuits in prior art are somewhat more versatile than CT analog circuits in that it might be possible to alter both the circuit function as well as the parameters of the circuit function by programming. However, both CT and SC analog circuits found in current microcontrollers generally require programming before utilization, and neither can be dynamically programmed (programmed "on-the-fly").

In the conventional art, general purpose digital circuits are frequently included in a microcontroller implementation. Such digital circuits are pre-programmed to realize certain digital functions such as logical operations, arithmetical functions, counting, etc.. These digital circuits are generally in the form of a Programmed Logic Array (PLA) or FPGA. Furthermore, such digital circuits that require pre-programming are generally not dynamically programmable (programmable "on-the-fly"). The main difficulty here is in the generality of such a digital circuit, which requires an excessive amount of digital logic, which in turn occupies a large area on a semiconductor chip as well as an increased cost of manufacturing.

20

15

5

10

Several other design considerations related to microcontroller utilization either go unaddressed, or require separate functionalities to enable them. For instance, existing designs do not offer a programmable analog circuit array with both CT analog circuits and SC analog circuits on the same semiconductor chip with a programmable array of digital circuits. As a result, realization of a function

requiring complex communication between analog circuits and digital circuits often requires the use of multiple semiconductor chips. Further, existing microcontroller realizations generally require pre-programming and cannot be dynamically programmed.

5

10

15

What is needed is a method and/or system which can be dynamically programmed to complete a complex communication interface between analog circuits and digital circuits in order to realize a desired microcontroller circuit function. What is also needed is a method and/or system that can utilize both CT and SC analog circuits implemented along with digital circuits on a single semiconductor chip. Further, what is needed is a method and/or system in which the functions and/or function parameters of the analog circuits and the digital circuits can be reconfigured by dynamic programming (programming "on-the-fly"). Further still, what is needed is a circuit and/or system in which a reduction of the digital logic implemented to realize a dynamically programmable digital circuit results in a reduction in required semiconductor chip area.

SUMMARY OF THE INVENTION

.5

10

15

20

Accordingly, the present invention provides a microcontroller consisting of programmable analog blocks and programmable digital blocks interconnected with a programmable interconnect structure fabricated on a single semiconductor chip. Programmable System On-a-Chip (PSoC) architecture offers an excellent analog and digital interface that solves many design needs. The present design provides the complex communication interface between digital and analog blocks that can be reconfigured on-the-fly. The programmable analog array with both Continuous Time (CT) analog blocks and Switched Capacitor (SC) analog blocks are realized on the same semiconductor chip with programmable digital blocks.

A microcontroller with analog/digital Programmable System On-a-Chip (PSoC) architecture including multiple digital PSoC blocks and multiple analog PSoC blocks in a communication array having a programmable interconnect structure is described. The single chip design is implemented by integration of programmable digital and analog circuit blocks that are able to communicate with each other. Robust analog and digital blocks that are flash memory programmable can be utilized to realize complex design applications that otherwise would require multiple chips and/or separate applications. The PSoC architecture includes a novel array having programmable digital blocks that can communicate with programmable analog blocks using a programmable interconnect structure. The programmable analog array contains a complement of Continuous Time (CT) blocks and a complement of Switched Capacitor (SC) blocks that can communicate together. The analog blocks consist of multi-

CYPR-C00169

blocks that can communicate together. The analog blocks consist of multifunction circuits programmable for one or more different analog functions, and
fixed function circuits programmable for a fixed function with variable parameters.

The digital blocks include standard multi-function circuits and enhanced circuits
having functions not included in the standard digital circuits. The PSoC array is
programmed by flash memory and programming allows dynamic reconfiguration.

That is, "on-the-fly" reconfiguration of the PSoC blocks is allowed. The
programmable analog array with both Continuous Time analog blocks and
Switched Capacitor analog blocks are offered on a single chip along with
programmable digital blocks. The programmable interconnect structure provides
for communication of input/output data between all analog and digital blocks.

More specifically, a first embodiment of the present invention includes a number of programmable analog circuit blocks configured to provide various analog functions, and a number of programmable digital circuit blocks configured to provide various digital functions. A programmable interconnect structure comprising a routing matrix and an independent bus provides coupling between analog circuit blocks, digital circuit blocks and external devices. Flash memory is used to program the interconnect structure as well as the analog circuit blocks and the digital circuit blocks. Programming can be accomplished dynamically to reconfigure any of the programmable blocks or the interconnect structure.

A complement of Continuous Time (CT) analog circuit blocks and a complement of Switched Capacitor (SC) analog circuit blocks are configured to

CYPR-C00169

5

10

15

20

CONFIDENTIAL

communicate with one another as well as with external devices by means of the interconnect structure. Dynamic or "on-the-fly" programming of the interconnect structure is used to direct data between both analog circuit blocks and digital circuit blocks as well as any external devices coupled to the semiconductor chip.

A number of the analog circuit blocks are multi-function circuits that can be reconfigured by dynamic programming ("on-the-fly" programming) to perform a number of differing functions. Some of the analog circuit blocks are capable of

reconfigured by dynamic programming ("on-the-fly" programming) to perform a number of differing functions. Some of the analog circuit blocks are capable of only a single function, but dynamic or "on-the-fly" programming can reconfigure the parameters of the function. Standard digital circuit blocks are configured to perform various digital operations including logical decisions and arithmetical computations. Enhanced digital circuit blocks are configured similarly to the standard digital circuit blocks and have additional digital functions available.

Both standard and enhanced digital circuit blocks are reconfigurable by dynamic or "on-the-fly" programming.

5

10

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a block diagram illustrating the architecture of the Programmable System On-a-Chip (PsoC) according to the present invention.

5

Figure 2 illustrates one embodiment of the hardware routing resources of the Programmable System On-a-Chip (PsoC) architecture according to the present invention.

Figure 3 is a flow chart illustrating steps in a combined digital/analog operation possible with the Programmable System On-a-Chip (PsoC) according to the present invention.

Figure 4 is a flow chart illustrating steps in a digital operation possible with the Programmable System On-a-Chip (PsoC) according to the present invention.

DETAILED DESCRIPTION OF THE INVENTION

5

10

20

Reference will now be made in detail to the preferred embodiments of the invention, PSoC architecture (mixed analog/digital), examples of which are illustrated in the accompanying drawings. While the invention will be described in conjunction with the preferred embodiments, it will be understood that they are not intended to limit the invention to these embodiments. On the contrary, the invention is intended to cover alternatives, modifications and equivalents, which may be included within the spirit and scope of the invention as defined by the appended claims. Furthermore, in the following detailed description of the present invention, numerous specific details are set forth in order to provide a thorough understanding of the present invention. However, it will be obvious to one of ordinary skill in the art that the present invention may be practiced without these specific details. In other instances, well-known methods, procedures, components, and circuits have not been described in detail so as not to unnecessarily obscure aspects of the present invention. 15

NOTATION AND NOMENCLATURE

Some portions of the detailed descriptions which follow may be presented in terms of procedures, logic blocks, processing, and other symbolic representations of operations on data bits within a microcontroller, or other electronic device. These descriptions and representations are used by those skilled in the electronic arts to most effectively convey the substance of their work to others skilled in the art. A procedure, logic block, process, etc., is here, and generally, conceived to be a self-consistent sequence of steps or instructions

CONFIDENTIAL CYPR-C00169

leading to a desired result. The steps are those requiring physical manipulations of physical quantities. Usually, though not necessarily, these quantities take the form of electrical, electronic, or magnetic signals capable of being stored, transferred, combined, compared, and otherwise manipulated in an electronic system. It has proven convenient at times, principally for reasons of common usage, to refer to these signals as bits, bytes, values, elements, symbols, characters, terms, numbers, streams, or the like.

5

10

It should be borne in mind, however, that all of these and similar terms are to be associated with the appropriate physical quantities and are merely convenient labels applied to these quantities. Unless specifically stated otherwise as apparent from the following discussions, it is appreciated that throughout the present invention, discussions utilizing terms such as "adjusting," "ascertaining," "calculating," "changing," "commanding," "communicating," "conducting," "controlling," "determining," "dividing," "executing," "forming," 15 "generating," "intercommunicating," "monitoring," "multiplexing," "performing," "programming," "registering," "repeating," "sensing," "setting," "supplying," or the like, refer to the action and processes of microcontrollers, or similar intelligent electronic and/or microelectronic devices, that manipulate(s) and transform(s) data and signals represented as physical (electronic and electrical) quantities 20 within the devices' registers and subcomponents into other data and signals similarly represented as physical quantities within the device subcomponents and registers and other such information storage, transmission or display capabilities.

EXEMPLARY CIRCUITS AND SYSTEMS

Exemplary Microcontroller

The present invention provides an on-chip integration of programmable digital and analog circuit blocks in a microcontroller that are able to communicate with each other. Figure 1 is a block diagram 100 illustrating the Programmable System On-a-Chip (PsoC) architecture composed of programmable analog blocks 121 that can communicate with programmable digital blocks 122 by means of a programmable interconnect structure 123 and a General Purpose I/O 124. This novel architecture allows a single chip solution to numerous complex activities that would otherwise require multiple chips or separate applications. The dashed line 120 encloses the four major components 121, 122, 123 and 124 constructed on the single semiconductor chip. An important aspect of the present invention is the integration of both programmable analog circuits and programmable digital circuits on the same semiconductor chip.

15

20

5

10

The Analog System on a Chip Block (SoCbloc) 121 is coupled 125 to the Programmable Interconnect 124, and it is also coupled to the Internal Address/Data Bus 130. In one embodiment of the present invention, the Analog SoCbloc 121 consists of four Analog Continuous Time (ACT) amplifiers, four type 1 Switched Capacitor (SC1) amplifiers and four type 2 Switched Capacitor (SC2) amplifiers, all of which are dynamically programmable. Dynamic programming allows for "on-the-fly" modification of analog amplifier fixed function parameters such as gain, bandwidth and frequency response. In addition, dynamic programming can be used to change the function of certain analog amplifiers,

CYPR-C00169

such as causing an amplifier function to change from simple voltage amplification to digital-to-analog conversion.

The Digital SoCbloc 122 is coupled 126 to the Programmable Interconnect 124 and it is also coupled 129 to the Internal Address/Data Bus 130. In one embodiment of the present invention, the Digital SoCbloc 122 consists of four Standard Multi-Function (MFBs) digital circuits and four Enhanced Multi-Function (MFBe) digital circuits, all of which are dynamically programmable. Dynamic programming allows for "on-the-fly" modification of digital circuit parameters as well as functions. For instance, programming a digital circuit to perform a logical operation, and reprogramming at a later time to perform a digital counting operation.

5

10

15

20

The Programmable Interconnect 123 is dynamically programmable and can be used to couple any analog amplifier to any digital circuit. The Programmable Interconnect 123 is also used to route data between the Internal I/O Bus 127 and the Internal Address/Data Bus 130 as well as the General Purpose I/O unit 124 which is coupled 128 to the Internal Address/Data Bus 130. Analog Clock signals 140, Interrupt Controller signals 150 and System Clock signals 160 are connected via the Programmable Interconnect 123 for signal routing as well as dynamic programming of Analog SoCblocks 121 and Digital SoCblocs 122.

Exemplary Hardware Routing Resources

10

15

Figure 2 illustrates one embodiment of the hardware routing resources

200 of the Programmable System On-a-Chip (PsoC) architecture according to
the present invention. Twelve analog amplifier circuits, four ACT circuits 220,
four SC1 circuits 221 and four SC2 circuits 222, correspond to the Analog
SoCblocs 121 illustrated in Figure 1. Analog signals are coupled to the
semiconductor chip at port 0, 212, which consists of four input pins 210 and four
output pins 211.

An analog signal is coupled between port 0, 212, via a MUX 215 to an analog amplifier ACT 220, SC1, 221 or SC2, 222. These four MUX circuits 215 are contained within the Programmable Interrupt 123 illustrated in Figure 1. An analog output signal from an analog amplifier ACT 220, SC1, 221 or SC2, 222 can be coupled through a power amplifier pa 224 to an output pin 211 in port 0, 212. The four power amplifiers pa 224 are contained within the General Purpose I/O 124 illustrated in Figure 1.

The Analog Clocks 205 controlling MUX 223 and MUX 215 provide analog c MFM 8 signal routing to interconnect numerous combinations of ACT 220, and SW1, 221 and SW2, 222 analog amplifier circuits. The four MUX circuits 223 are also contained within the Programmable Interrupt 123 illustrated in Figure 1. Various interconnect combinations can be used to realize numerous complex analog functions, such as signal amplification, signal filtering, signal filter parameters such as the number and location of poles, and so on.

CYPR-C00169 CONFIDENTIAL

The analog output signal from any analog amplifier ACT 220, SC1, 221 or SC2, 222 is also made available as an input to any one of eight digital circuits, four MFBs 230 and four MFBe 231, under control of the Interrupt Controller 206. These eight digital circuits correspond to the Digital SoCblocs 122 illustrated in Figure 1. Similarly, a digital output from any one of the eight digital circuits, four MFBs 230 and four MFBe 231, can be presented under control of the Interrupt Controller 206 as an input to any one of the twelve analog amplifiers ACT 220, SC1, 221 or SC2, 222.

10

15

20

5

The Interrupt Controller 206 and the System Clocks 207 couple digital signals between any one of the eight digital circuits, four MFBs 230 and four MFBe 231, and the Internal I/O Bus 240 which is illustrated 127 in Figure 1. Digital signals are coupled to the semiconductor chip by means of forty (40) individual pins which form ports 0 through 4, 241.

Exemplary Digital/Analog Function

Figure 3 is a flow chart illustrating steps 300 in a combined analog/digital operation possible with the Programmable System On-a-Chip (PsoC) according to the present invention. Component reference numbers used are as assigned in Figure 2. An analog signal to be digitized is presented in step 310 at one of the pins of the analog port 0, 210 in Figure 2. Under control of the Analog Clock 205, the analog input signal is coupled in step 320 via a MUX 215 to the input of an SC1 amplifier 221 configured as an integrator with an internal comparator. In

step 330, the output of the SC1 amplifier 221is represented as a digital input signal which is applied to two MFBs 230 configured as an eight bit digital counter. Under the control of the Interrupt Controller 206 and System Clocks 207, the two MFBs 230 accumulate and store the digital conversion of the analog input signal in step 340. The resulting digital data is then coupled in step 350 via the Independent Internal I/O Bus 240 to a digital output port such as port 0, 241 in Figure 2.

Exemplary Digital Function

5

10

15

Figure 4 is a flow chart illustrating steps 400 in a digital operation possible with the Programmable System On-a-Chip (PsoC) according to the present invention. Component reference numbers used are as assigned in Figure 2. In the present example, a series of pulses taken from an external device are to be counted and a signal is to be coupled to an output device when the count is found to be equal to a preset value. In step 410, the external series of pulses is coupled to a predetermined port and pin, such as pin 1 of port 0, 241 in Figure 2. In step 420, the Independent Internal I/O Bus 240 is used to couple the input signal to an MFB 230. Under control of the Interrupt Controller 206 and the System Clocks 207, the MFB 230 counts pulses in sequence and compares the count to a stored preselected count. When the accumulated count equals the 20 stored count, the MFB generates a signal which is coupled in step 450 to a preselected output port and pin by the Independent Internal I/O Bus 240. It is to be appreciated that a series of pulses taken from an external device that are not satisfactory digital signals could be entered as an analog signal which is then

routed through an analog amplifier ACT 220, SC1 221 or SC2 222 in order to produce a digital signal that is then routed to a designated MFB 230.

The preferred embodiment of the present invention, PSoC architecture

(mixed analog/digital), is thus described. While the present invention has been described in particular embodiments, it should be appreciated that the present invention should not be construed as limited by such embodiments, but rather construed according to the below claims.

CLAIMS

What is claimed is:

A circuit comprising:

a plurality of programmable analog circuit blocks configured to provide at least one of a plurality of analog functions;

a plurality of programmable digital circuit blocks configured to provide at least one of a plurality of digital functions;

a routing matrix configured to couple a subset of said plurality of programmable analog circuit blocks to a first subset of said plurality of programmable digital circuit blocks, at least a first one of said programmable analog circuits blocks being coupled to at least a first one of said programmable digital circuit blocks, and

a programmable interconnect structure comprising said routing matrix and a bus independent of said routing matrix coupling said routing matrix to said plurality of programmable analog circuit blocks and said plurality of programmable digital circuit blocks.

2. A circuit according to Claim 1 wherein said plurality of digital functions includes logical operations.

20

15

10

3. A circuit according to Claim 1 wherein said plurality of digital functions includes computational operations.

CYPR-C00169 CONFIDENTIAL

4. A circuit according to Claim 1 wherein flash memory used to program said programmable interconnect structure and said plurality of programmable analog circuit blocks and said plurality of programmable digital circuit blocks allows for dynamic circuit reconfiguration.

5

5. A circuit according to Claim 1 wherein said programmable interconnect structure and said plurality of programmable analog circuit blocks and said plurality of programmable digital circuit blocks are constructed on a semiconductor chip.

10

6. A circuit according to Claim 1 wherein said programmable analog circuit blocks may include at least one continuous time analog circuit and at least one switched capacitor analog circuit.

15

7. A circuit according to Claim 1 wherein said programmable digital circuit blocks may include at least one standard digital multi-function circuit having a first set of digital functions and at least one enhanced digital multi-function circuit having at least one function differing from said first set of digital functions.

20

8. A circuit according to Claim 6 wherein said programmable analog circuit blocks may contain at least one multi-function circuit programmable for at least one of said plurality of analog functions and at least one fixed function

CYPR-C00169

circuit programmable for said fixed function with at least one of a number of different parameters.

A microcontroller comprising:

5

10

15

a programmable interconnect structure coupling a routing matrix to a plurality of programmable analog circuit blocks and a plurality of programmable digital circuit blocks by means of a bus independent of said routing matrix;

at least a first one of said plurality of programmable analog circuit blocks configurable to provide at least one of a plurality of analog functions, and at least a first one of said plurality of programmable digital circuit blocks configurable to provide at least one of a plurality of digital functions.

- 10. A circuit according to Claim 9 wherein said plurality of digital functions includes logical operations.
- 11. A circuit according to Claim 9 wherein said plurality of digital functions includes computational operations.
- 12. A circuit according to Claim 9 wherein flash memory used to
 20 program said programmable interconnect structure and said plurality of
 programmable analog circuit blocks and said plurality of programmable digital
 circuit blocks allows for dynamic circuit reconfiguration.

13. A circuit according to Claim 9 wherein said programmable interconnect structure and said plurality of programmable analog circuit blocks and said plurality of programmable digital circuit blocks are constructed on a semiconductor chip.

5

14. A circuit according to Claim 9 wherein said programmable analog circuit blocks may include at least one continuous time analog circuit and at least one switched capacitor analog circuit.

10

15. A circuit according to Claim 9 wherein said programmable digital circuit blocks may include at least one standard digital multi-function circuit having a first set of digital functions and at least one enhanced digital multi-function circuit having at least one function differing from said first set of digital functions.

15

20

16. A circuit according to Claim 14 wherein said programmable analog circuit blocks may contain at least one multi-function circuit programmable for at least one of said plurality of analog functions and at least one fixed function circuit programmable for said fixed function with at least one of a number of clifferent parameters.

17. A method of providing a dynamically programmable analog/digital communication interface circuit, comprising:

providing a plurality of programmable analog circuit blocks configurable to at least one of a plurality of analog functions,

providing a plurality of programmable digital circuit blocks configurable to at least one of a plurality of digital functions,

5

providing a routing matrix which will couple analog data and digital data between said programmable analog circuit blocks and said programmable digital circuit blocks,

providing a bus independent of said routing matrix which will:

couple analog input/output data to said plurality of

programmable analog circuit blocks, and

couple digital input/output data to said plurality of

programmable digital circuit blocks,

whereby said coupling of said analog input/output data and said digital input/output data are controlled by at least one system clock, and whereby said dynamically programmable analog/digital communication interface circuit is constructed on one semiconductor chip.

- 20 18. A circuit according to Claim 17 wherein said programmable analog circuit blocks may include at least one continuous time analog circuit and at least one switched capacitor analog circuit.
 - 19. A circuit according to Claim 17 wherein said programmable digital circuit blocks may include at least one standard digital multi-function circuit

CYPR-C00169 CONFIDENTIAL

having a first set of digital functions and at least one enhanced digital multifunction circuit having at least one function differing from said first set of digital functions.

5

20. A circuit according to Claim 18 wherein said programmable analog circuit blocks may contain at least one multi-function circuit programmable for at least one of said plurality of analog functions and at least one fixed function circuit programmable for said fixed function with at least one of a number of different parameters.

10

21. A circuit according to Claim 18 wherein said dynamic programming of said communication interface circuit is accomplished by means of flash memory.

15

22. A circuit according to Claim 18 wherein said plurality of digital functions includes logical operations.

23. A circuit according to Claim 18 wherein said plurality of digital functions includes computational operations.

20

ABSTRACT OF THE INVENTION

5

10

15

20

A microcontroller with analog/digital Programmable System On-a-Chip (PSoC) architecture including multiple digital PSoC blocks and multiple analog PSoC blocks in a communication array having a programmable interconnect structure. The single chip design is implemented by integration of programmable digital and analog circuit blocks that are able to communicate with each other. Robust analog and digital blocks that are flash memory programmable can be utilized to realize complex design applications that otherwise would require multiple chips and/or separate applications. The PSoC architecture includes a novel array having programmable digital blocks that can communicate with programmable analog blocks using a programmable interconnect structure. The programmable analog array contains a complement of Continuous Time (CT) blocks and a complement of Switched Capacitor (SC) blocks that can communicate together. The analog blocks consist of multi-function circuits programmable for one or more different analog functions, and fixed function circuits programmable for a fixed function with variable parameters. The digital blocks include standard multi-function circuits and enhanced circuits having functions not included in the standard digital circuits. The PSoC array is programmed by flash memory and programming allows dynamic reconfiguration. That is, "on-the-fly" reconfiguration of the PSoC blocks is allowed. The programmable analog array with both Continuous Time analog blocks and Switched Capacitor analog blocks are offered on a single chip along with programmable digital blocks. The programmable interconnect structure provides for communication of input/output data between all analog and digital blocks.

CYPR-C00169 CONFIDENTIAL





FIGURE 1



CONFIDENTIAL




FIGURE 3




FIGURE 4